Agilent 1680AD Logic Analyzer, US $1500 – Picture 0

Agilent 1680AD Logic Analyzer, US $1500 – Picture 1

Agilent 1680ad Logic Analyzer

US $1500

Bryan, Texas, United States
Nov 17th

Open on mobile:
QR code

Accessories: see photos all 8EA 01650-61608 (see photos) 1EA 16542-61607 DOUBLE PROBE ADAPTER 2ea E5346a High Density Probe adapater 40ea 5959 9334 (see photos) 160ea HP mini probe clips Connectivity: A 10/100Base-T LAN interface lets you easily print waveforms on networked printers, save your results on your office PC, and share information with others. The hard-drive capacity 40 GB allows you to store all of your setups and results for future recall. The 1.44 MB floppy drive makes it easy to save your setups to standard 3.5-inch floppy disks. 2ea IEEE 1394 ports enable connection of external hard drives or read/write CD-ROM drives for data storage and retrieval. 2ea USB ports enable the hot connection of mouse or keyboards. Trigger In/Trigger Out BNCs allow you to trigger or arm external devices and to receive signals that can be used to arm the logic analyzer. 1ea parallel printer port lets you print hard copies of screen graphics for project documentation. 1ea external video port allows you to connect large displays. 1ea 24x CD-ROM drive is used to update system software. Timing Analysis: 800 MHz sampling/4meg deep memory Channels 136 State Analysis State speed 200 MHz State memory depth Standard (‘A’ Series): 256 K Deep (‘AD’ Series): 1 M Minimum state clock pulse width 1.2 ns Time tag resolution 4 ns or ± 0.1%, whichever is greater Maximum time count between states 17 seconds State clock/qualifiers 4 (2 on 34 channel models) Minimum master-to-master clock time 5.0 ns Minimum master-to-slave clock time 2.0 ns Minimum slave-to-master clock time 5.0 ns Setup/hold time 2.5 ns window adjustable from 4.5/–2 ns (Single clock, single edge) to –2.0/4.5 ns in 100 ps increments per channel Setup/hold time 3.0 ns window adjustable from 5.0/–2 ns (Multiple clock, multi edge) to –1.5/4.5 ns in 100 ps increments per channel Timing Analysis Timing speed 800/400 MHz (half/full channel) Timing memory depth Standard (‘A’ Series): 1 M/512 K (half/full channel) Deep ‘AD’ Series): 4 M/2 M (half/full channel) Sample period, full channels 2.5 ns to 1 ms Sample period, half channels 1.25 ns Sample period accuracy ± (0.01% of Sample period ± 100 ps) Channel-to-channel skew < 1.5 ns typical Time interval accuracy ± (Sample period accuracy + channel-to-channel skew +0.01% of reading) Triggering Sequencer speed 200 MHz Maximum occurrence counter 16,777,215 Range width 32 bits Timer value range 100 ns to 5497 seconds Timer resolution 5 ns Timer accuracy 10 ns ± 0.01% of setting Trigger resources 16 patterns; 15 ranges Timers 3 (136 channels) 2 (102 channels) 1 (68 channels) 0 (34 channels) Occurrence counters 1 per sequence level Trigger sequence levels 16 Trigger in arms logic analyzer 15 ns typical delay Trigger to trigger out 150 ns typical delay Probe Compatibility E5346A 34-channel Mictor probe