DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix /Device EP1S40 to EP1S80, US $9,200.00 – Picture 0

DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix /Device EP1S40 to EP1S80, US $9,200.00 – Picture 1

DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix /Device EP1S40 to EP1S80, US $9,200.00 – Picture 2

DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix /Device EP1S40 to EP1S80, US $9,200.00 – Picture 3

DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix /Device EP1S40 to EP1S80, US $9,200.00 – Picture 4

DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix /Device EP1S40 to EP1S80, US $9,200.00 – Picture 5

DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix /Device EP1S40 to EP1S80, US $9,200.00 – Picture 6

DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix /Device EP1S40 to EP1S80, US $9,200.00 – Picture 7

DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix /Device EP1S40 to EP1S80, US $9,200.00 – Picture 8

DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix /Device EP1S40 to EP1S80, US $9,200.00 – Picture 9

DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix /Device EP1S40 to EP1S80, US $9,200.00 – Picture 10

DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix /Device EP1S40 to EP1S80, US $9,200.00 – Picture 11

Dn5000k10 Stratix-based Asic Prototyping Engine Stratix /device Ep1s40 To Ep1s80

US $9,200.00

Myrtle Beach, South Carolina, United States
Jan 29th

Open on mobile:
QR code

You are Buying DN5000K10 Stratix-Based ASIC Prototyping Engine Stratix - Device EP1S40 to EP1S80 Devices Product Name Partner Price (US$) Stratix EP1S40 to EP1S80 DN5000K10 Stratix FPGA-Based ASIC Prototyping Kit The Dini Group MSRP $10,950 to $27,950 Email us or ask us any questions. If you would like better pictures please send us a request Loc –B-2 DN5000k10 Stratix-Based ASIC Prototyping Engine 32/64 bit, +3.3 V PCI / PCI - X -based PWB Available in configurations with two to five Stratix™ EP1S80 FPGAs (1508 BGA ) Four external 512 k x 36 SSRAMsPipeline, flowthrough or ZBT Supports up to 2 M X 36 SSRAMs One external 72-bit SDRAM DIMMShips standard with a 512 MB SDRAM DIMM Supports up to 8 GB SDRAM DIMM Tightly interconnected FPGAs facilitate the partitioning process. Status LEDs provide instant status and operational feedback. Flexible, abundant and configurable embedded memory in FPGAs:4.6 MB dual-port ESB RAM blocks (assuming five 1S80s. Two CY7B993/4 RoboclockII PLLs Two FCT3807 Clock Drivers +10 A switching regulator for both +3.3 V and +1.5 V (only requires +5 V power). Standalone operation via separate power connector Fast/Easy FPGA configuration via standard SmartMedia FLASH cardMicroprocessor controlled (ATmega128L) RS232 port for configuration/operational status and control Fastest possible configuration using parallel bus Five 1A80s configures in less than 5 seconds Sanity checking programs for bit files simplify the configuration process 5low skew clocks distributed to all FPGAs and headers (from up to 8 possible sources)2 user-selectable socketed oscillators PCI / PCI - X clock 1 dividable clock via CPLD 4 external clocks via ribbon cable (may be differential!) Robust observation/debug with 485+ connectors for logic analyzer observability and pattern generator stimulus Custom daughter PWB headers for application-specific circuitry and interfaces. Overview The DN5000k10 is a complete logic emulation system that enables ASIC or IP designers to prototype logic and memory designs for a fraction of the cost of other solutions. The DN5000k10 is also applicable to algorithmic acceleration and reconfigurable computing. The DN5000k10 can be hosted in a 32/64 bit PCI / PCI-X slot, or can be used standalone. A single DN5000k10 configured with five 1S80s can emulate up to 3–4 million gates of logic as measured by LSI (not including memories, multipliers, and DSP functions). The DN5000k10 achieves high gate density and allows for fast memory. High I / O count, 1508-pin, flip-chip BGA packages are employed providing for abundant, fixed interconnect between the FPGAs. A total of 485 test pins are provided on the top of the PWB for logic analyzer-based debugging, or for pattern generator stimulus. Custom daughter cards can be mounted to these connectors as a means of interfacing the DN5000k10 to application-specific circuits. A reference 32-bit PCI target design and test bench Easy Configuration Via SmartMedia The configuration bit files for the FPGAs are copied onto a SmartMedia FLASH card (provided) and an on-board ATmega128L microprocessor controls the FPGA configuration process. Visibility into the configuration process is enhanced with an RS232 port. Sanity checks are performed automatically on the configuration bit files, streamlining the configuration process. Quick FPGA configuration occurs at the fastest possible parallel frequency. Eight LEDs provide instant status and operational feedback. Two of these LEDs are connected to the CPLD and are userconfigurable.

Condition	Used : An item that has been used previously. The item may have some signs of cosmetic wear, but is fully operational and functions as intended. This item may be a floor model or store return that has been used. See the seller’s listing for full details and description of any imperfections.
Seller Notes	“USed but works great”